Error correction codes are commonly used to protect the data stored in memories from errors. Among the codes used, single error correction double error detection (SEC-DED) codes are probably the most common due to their simplicity. In some applications, the importance of the bits is different, being some of them critical while others can tolerate some errors. This is the case, for example, in some multimedia and signal processing systems. For those applications, unequal error protection (UEP) codes that provide different protection for different bits can be used. In many cases, the bits that require extra protection are only a few. Therefore, it would be convenient to use a traditional code extended to provide additional protection for a few bits. A simple method to derive UEP codes from SEC-DED codes is presented. The proposed UEP codes protect a few bits against double errors and behave as SEC-DED codes for the rest. Encoding and decoding complexity is only slightly larger than that of an SEC-DED code and the implementation is a simple modification of the SEC-DED implementation.
Introduction: Electronic systems and in particular memories are prone to errors caused by different phenomena such as, for example, radiation [1] . To avoid data corruption, error correction codes (ECCs) are commonly used to protect memories [2] . The codes are used to protect each memory word by adding some parity check bits when writing to the memory and using them to detect and correct errors when reading from the memory. These encoding and decoding have to be simple to avoid impact on the memory speed. Single error correction double error detection (SEC-DED) codes are probably the most commonly used codes to protect static random-access memory memories [3] . These codes correct all errors that affect a single bit and detect errors that affect two bits. This latest feature is interesting to avoid silent data corruption when a double error occurs. They can be implemented with low complexity and require only a few additional per word parity check bits.
In some applications, such as, for example, multimedia or signal processing, the impact of an error depends heavily on the affected bit. There are bits that are critical while others have less effect on the system. In those applications, unequal error protection (UEP) codes can be used to provide additional protection for the critical bits. This can be done by using two different codes, one for the critical bits and another for the normal bits [4] or using a single code that is adapted to protect different word lengths [5] . In both works, complex ECCs such as orthogonal Latin squares and Bose-Chaudhuri-Hocquenghem codes were used. This makes the implementation more costly and can impact the memory speed. In some applications, the critical bits are few compared with the other bits. Therefore, it would be beneficial to be able to use the traditional SEC-DED codes but providing additional protection for a few bits. This will simplify the implementation and reduce the cost.
This Letter presents a scheme to derive UEP codes from SEC-DED codes. The obtained UEP codes can provide additional protection for a few critical bits. In more detail, the new codes ensure that the critical bits are recovered correctly in the presence of a double error while providing standard SEC-DED protection for the rest. The number of additional parity check bits is the same as the number of critical bits. This makes the codes attractive only when the number of critical bits is small. The encoding and decoding process is similar to that of the original SEC-DED codes facilitating the use of the codes in existing designs. The proposed codes have been evaluated and compared with traditional SEC-DED codes.
UEP codes: To provide additional protection, the proposed codes exploit the DED capability of SEC-DED codes. The idea is that when a double error is detected, the additional bits added in the code can be used to recover the critical bits. Let us consider a word with k n normal bits and k c critical bits. Then, a traditional SEC-DED code is used to protect the entire data word (k n and k c bits) by adding p SEC-DED bits. To protect the critical bits, a duplicate of those bits k c ′ is also added. Therefore, the word stored in the memory will have k n + 2k c + p SEC-DED bits. The encoding process is the same as that of the SEC-DED code but adding a duplicate of the critical bits. This is illustrated on Fig. 1 .
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Fig. 1 Encoding for the proposed UEP codes
The decoding is also similar to that of an SEC-DED code, but when a double error is detected the duplicate of the critical bits is used to recover those bits. The decoding is illustrated in Fig. 2 . For the normal bits, the corrected normal bits (cd 0 to cd kn−1 ) are taken directly from the SEC-DED decoder. Instead for the critical bits, the corrected bits (cd kn to cd kn+kc−1 ) are the output of multiplexers that select the output of the SEC-DED decoder (when no DED happens) or the replicated critical bits (when DED happens). It can be seen that again the decoder can be easily implemented starting from an existing SEC-DED decoder implementation. Let us now show that the proposed scheme provides the correct values for the critical bits in the presence of a double error. Since we assume only two simultaneous errors, we have three different scenarios:
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The two errors affect any of the original bits (which are protected by the SEC-DED code), what implies that the replicated critical bits are free of error. This situation would activate the DED signal, and therefore the replicated critical bits (which are error free) are sent to the output. Scenario 2: The two errors affect any of the replicated critical bits. This implies that all the original bits are error free, the DED signal is not activated, and therefore all the bit outputs (both normal and critical) are correct. Scenario 3: An error affects one of the original (SEC-DED protected) bits and the other error affects one of the replicated critical bits. In this case, the DED signal is not activated, since the SEC-DEC code only 'sees' one bit in error (the other one affects a replicated bit not protected by the SEC-DEC code). Therefore, the SEC-DED decoder corrects the error in the original bit and the recovered critical bits are correct.
This case-by-case analysis shows that the critical bits are always recovered correctly in the presence of a double error. In any case, this will be checked in the evaluation presented in the next section.
The proposed scheme requires an additional bit per each critical bit. Therefore, if there are many critical bits, the overhead is large. However, in many applications the critical bits are few and in those the proposed codes can be useful. An advantage of the new codes is that they can be easily added to an existing SEC-DED implementation. For example, a (39, 32) SEC-DED code when implemented on 8 bit memories will leave a spare bit which can be used to implement a (40, 32) code that protects one critical bit against double errors. The proposed codes also have similar decoding complexity and delay as to those of an SEC-DED code thus facilitating their use in existing applications.
Evaluation: The proposed codes have been implemented in hardware description language (HDL) to verify their ability to correct double errors on the critical bits. All possible double error combinations have been exhaustively tested and in all of them the critical bits were correctly recovered. Then to evaluate the circuit area, power and delay, they have been synthesised and mapped to a TSMC 65 nm technology using Synopsys Design Compiler. The settings are selected to put maximum effort on minimising delay as that impacts the memory speed. The results are compared with those of the SEC-DED codes from which they are derived. In particular, odd-weight SEC-DED codes [3] have been used in the evaluation.
Results are shown in Table 1 for 16 bit data words and in Table 2 for 32 bit data words. In both cases, several values for the number of critical bits are evaluated. It can be seen that the impact on decoding delay is moderate ranging from 9 to 13% for 16 bit data words and from 5 to 9% for 32 bit data words. The relative overhead is smaller as the data word size increases. This can be explained as the added DEC part of the decoder is independent of the word size (see Fig. 2 ) while the delay of the SEC-DED part of the decoder increases with word length. The impacts on area and power are also moderate with a worst case of 13% for area and of 22% for power consumption. Therefore, it seems that the proposed decoder can be used in many designs that currently use an SEC-DED decoder as long as they have margin for some additional overheads. Finally, as expected, the overheads are smaller when there are less critical bits, making the scheme attractive when only a few bits need additional protection. Conclusion: This Letter has presented a method to derive UEP codes from SEC-DED codes. The proposed codes can correctly recover a set of critical bits in the presence of double errors. This can be useful in some applications such as multimedia and signal processing where the effect of an error depends heavily on which bit is affected. The proposed codes can be easily implemented by extending an SEC-DED implementation and have similar decoding complexity and delay. The codes have been evaluated and compared with SEC-DED codes for different word lengths. The results show that they required only a small overhead. A limitation of the proposed codes is that they require one additional bit per each protected critical bit. Therefore, they are useful only when the number of critical bits that require additional protection is small.
